( en | de | ru )

 

Disambiguation of "Traver, Cherrice"

Author of the publication

copydeleteadd this publication to your clipboard
Generalized Early Evaluation in Self-Timed Circuits.

, , , and . DATE, page 255-259. IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Diego Fabregat-Traver

Diego Fabregat Traver

 

Other publications of authors with the same name

A Comparison of Synchronous and Asynchronous FSMD Designs., , and . ICCD, page 178-182. IEEE Computer Society, (1993)Performance enhancement in phased logic circuits using automatic slack-matching buffer insertion., , , , and . ACM Great Lakes Symposium on VLSI, page 413-416. ACM, (2004)The multidisciplinary international virtual design studio (MIVDS)., , , , , and . IEEE Trans. Educ., 43 (3): 288-295 (2000)Rapid-prototyping of high-assurance systems., and . Great Lakes Symposium on VLSI, page 85-89. IEEE, (1993)A Fine-Grain Phased Logic CPU., , and . ISVLSI, page 70-79. IEEE Computer Society, (2003)A Coarse-Grain Phased Logic CPU., , and . ASYNC, page 2-13. IEEE Computer Society, (2003)Arithmetic Logic Circuits Using Self-Timed Bit Level Dataflow and Early Evaluation., , and . ICCD, page 18-23. IEEE Computer Society, (2001)A Coarse-Grain Phased Logic CPU., , and . IEEE Trans. Computers, 54 (7): 788-799 (2005)Generalized Early Evaluation in Self-Timed Circuits., , , and . DATE, page 255-259. IEEE Computer Society, (2002)Analyzing and verifying locally clocked circuits with the concurrency workbench., , and . Great Lakes Symposium on VLSI, page 144-147. IEEE Computer Society, (1995)