Author of the publication

A 77.1-dB-SNDR 6.25-MHz-BW Pipeline SAR ADC With Enhanced Interstage Gain Error Shaping and Quantization Noise Shaping.

, , , , , , , and . IEEE J. Solid State Circuits, 56 (3): 739-749 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Two-Step ADC With a Continuous-Time SAR-Based First Stage., , , , , , , , , and . IEEE J. Solid State Circuits, 54 (12): 3375-3385 (2019)A 4-bit Calibration-Free Computing-In-Memory Macro With 3T1C Current-Programed Dynamic-Cascode Multi-Level-Cell eDRAM., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 59 (3): 842-854 (March 2024)An NS-SAR ADC with Full-bit High-order Mismatch Shaped CDAC., , , , , , and . ISCAS, page 1-5. IEEE, (2023)A 16Kb Transpose 6T SRAM In-Memory-Computing Macro based on Robust Charge-Domain Computing., , , , and . A-SSCC, page 1-3. IEEE, (2021)A 10-Bit 100-MS/s SAR ADC with Always-on Reference Ripple Cancellation., , , , , , and . VLSI Circuits, page 1-2. IEEE, (2020)16.5 A 13b 0.005mm2 40MS/s SAR ADC with kT/C Noise Cancellation., , , , and . ISSCC, page 258-260. IEEE, (2020)A pipelined SAR ADC reusing the comparator as residue amplifier., , , , , and . CICC, page 1-4. IEEE, (2017)A Calibration-Free 15-level/Cell eDRAM Computing-in-Memory Macro with 3T1C Current-Programmed Dynamic-Cascoded MLC achieving 233-to-304-TOPS/W 4b MAC., , , , , , , , , and . CICC, page 1-2. IEEE, (2023)A 0.004mm2 200MS/S Pipelined SAR ADC with kT/C Noise Cancellation and Robust Ring-Amp., , , and . ISSCC, page 164-166. IEEE, (2022)EasyACIM: An End-to-End Automated Analog CIM with Synthesizable Architecture and Agile Design Space Exploration., , , , , , and . CoRR, (2024)