( en | de | ru )

 

Disambiguation of "Lacaita, Andrea L."

Author of the publication

copydeleteadd this publication to your clipboard
Integrated LC oscillators for frequency synthesis in wireless applications.

, , and . IEEE Commun. Mag., 40 (5): 166-171 (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

L Solymosi

L Bräuer

L Müller

L Eberl

L Ruess

 

Other publications of authors with the same name

A varactor configuration minimizing the amplitude-to-phase noise conversion in VCOs., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 53-I (3): 481-488 (2006)Noise Analysis and Minimization in Bang-Bang Digital PLLs., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 56-II (11): 835-839 (2009)A Background Calibration Technique to Control the Bandwidth of Digital PLLs., , , , , and . IEEE J. Solid State Circuits, 53 (11): 3243-3255 (2018)A 900-MS/s SAR-Based Time-Interleaved ADC With a Fully Programmable Interleaving Factor and On-Chip Scalable Background Calibrations., , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (9): 3645-3649 (2022)A 2-V 2.5-GHz-104-dBc/Hz at 100 kHz fully integrated VCO with wide-band low-noise automatic amplitude control loop., , , and . IEEE J. Solid State Circuits, 36 (4): 611-619 (2001)A 72-fs-Total-Integrated-Jitter Two-Core Fractional-N Digital PLL With Digital Period Averaging Calibration on Frequency Quadrupler and True-in-Phase Combiner., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 58 (3): 634-646 (March 2023)A 12.9-to-15.1-GHz Digital PLL Based on a Bang-Bang Phase Detector With Adaptively Optimized Noise Shaping., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 57 (6): 1723-1735 (2022)Analysis and Design of 8-to-101.6-GHz Injection-Locked Frequency Divider by Five With Concurrent Dual-Path Multi-Injection Topology., , , , and . IEEE J. Solid State Circuits, 57 (6): 1788-1799 (2022)A Wideband Fractional-N PLL With Suppressed Charge-Pump Noise and Automatic Loop Filter Calibration., , , and . IEEE J. Solid State Circuits, 48 (10): 2419-2429 (2013)Suppression of Flicker Noise Up-Conversion in a 65-nm CMOS VCO in the 3.0-to-3.6 GHz Band., , , , and . IEEE J. Solid State Circuits, 48 (10): 2375-2389 (2013)