( en | de | ru )

 

Disambiguation of "Dong, Xiang"

Author of the publication

copydeleteadd this publication to your clipboard
Research on Query Optimization of Classic Art Database Based on Artificial Intelligence and Edge Computing.

, and . Wirel. Commun. Mob. Comput., (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dong Xiang

Dong Xiang

Wei Xiang

Xuemin Xiang

Ming Xiang

 

Other publications of authors with the same name

Fault-tolerant routing and multicasting in hypercubes using a partial path set-up., , and . Parallel Comput., 31 (3-4): 389-411 (2005)Constraining Transition Propagation for Low-Power Scan Testing Using a Two-Stage Scan Architecture., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 54-II (5): 450-454 (2007)TM: a new and simple topology for interconnection networks., , and . J. Supercomput., 66 (1): 514-538 (2013)Low-Power Weighted Pseudo-Random Test Pattern Generation for Launch-on-Capture Delay Testing., , and . VTS, page 1-6. IEEE, (2020)Scan chain configuration based X-filling for low power and high quality testing., , , and . IET Comput. Digit. Tech., 4 (1): 1-13 (2010)Cooperative power scheduling for a network of MIMO links., , and . IEEE Trans. Wirel. Commun., 9 (3): 939-944 (2010)Handling the pin overhead problem of DFTs for high-quality and at-speed tests., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (9): 1105-1113 (2002)A Novel Test Application Scheme for High Transition Fault Coverage and Low Test Cost., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (6): 966-976 (2010)Fitting Generalized Additive Models with the GAM Procedure. page Paper 256-26. (2001)Anàlisi de dades; GAM; Smoothing; SAS.A power-effective scan architecture using scan flip-flops clustering and post-generation filling., , and . ACM Great Lakes Symposium on VLSI, page 517-522. ACM, (2009)