Author of the publication

Efficient Heuristics for Minimizing Communication Overhead in NoC-based Heterogeneous MPSoC Platforms.

, , , and . IEEE International Workshop on Rapid System Prototyping, page 55-60. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Srikanthan, Thambipillai
add a person with the name Srikanthan, Thambipillai
 

Other publications of authors with the same name

Technique for Vendor and Device Agnostic Hardware Area-Time Estimation., , , , , and . ARC, volume 12083 of Lecture Notes in Computer Science, page 166-177. Springer, (2020)Accelerating identification of custom instructions for extensible processors., , , , and . IET Circuits Devices Syst., 5 (1): 21-32 (2011)Rapid generation of custom instructions using predefined dataflow structures., , and . Microprocess. Microsystems, 30 (6): 355-366 (2006)An improved reconfiguration algorithm for degradable VLSI/WSI arrays., and . J. Syst. Archit., 49 (1-2): 23-31 (2003)Selecting Profitable Custom Instructions for Area-Time-Efficient Realization on Reconfigurable Architectures., , and . IEEE Trans. Ind. Electron., 56 (10): 3998-4005 (2009)Addressing Productivity Challenges in Domain-Specific Reconfigurable Platforms: A Case Study on Extended Kalman Filter-Based Motor Control., , and . J. Low Power Electron., 10 (3): 455-466 (2014)Accelerating shortest path computations in hardware., and . CASE, page 63-68. IEEE, (2010)Dataflow graph partitioning for high level synthesis., and . FPL, page 503-506. IEEE, (2012)Area-time estimation of C-based functions for design space exploration., , and . FPT, page 297-300. IEEE, (2012)Algorithmic aspects for multiple-choice hardware/software partitioning., , and . Comput. Oper. Res., 39 (12): 3281-3292 (2012)