Author of the publication

Deterministic Memory Hierarchy and Virtualization for Modern Multi-Core Embedded Systems.

, , , , , and . RTAS, page 1-14. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

The EMBL Nucleotide Sequence Database: major new developments., , , , , , , , , and 6 other author(s). Nucleic Acids Res., 31 (1): 17-22 (2003)Lazy Load Scheduling for Mixed-criticality Applications in Heterogeneous MPSoCs., , , , , , and . ACM Trans. Embed. Comput. Syst., 22 (3): 59:1-59:26 (2023)Integrating Unikernel Optimizations in a General Purpose OS., , , , , , , , , and 2 other author(s). CoRR, (2022)An Analyzable Inter-core Communication Framework for High-Performance Multicore Embedded Systems., , , , , , and . J. Syst. Archit., (2021)On Exploiting Structured Human Interactions to Enhance Sensing Accuracy in Cyber-physical Systems., , , , , , , , , and . ACM Trans. Cyber Phys. Syst., 1 (3): 16:1-16:19 (2017)A Real-Time Virtio-Based Framework for Predictable Inter-VM Communication., , , , , , and . RTSS, page 27-40. IEEE, (2021)Work in Progress: Identifying Unexpected Inter-core Interference Induced by Shared Cache., , , and . RTAS, page 517-520. IEEE, (2021)WCET Derivation under Single Core Equivalence with Explicit Memory Budget Assignment., , , and . ECRTS, volume 76 of LIPIcs, page 3:1-3:23. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2017)WCET(m) Estimation in Multi-core Systems Using Single Core Equivalence., , , , and . ECRTS, page 174-183. IEEE Computer Society, (2015)Reset-based recovery for real-time cyber-physical systems with temporal safety constraints., , , , and . ETFA, page 1-8. IEEE, (2016)