( en | de | ru )

 

Disambiguation of "Rajski, Janusz"

Author of the publication

copydeleteadd this publication to your clipboard
A scalable method for the generation of small test sets.

, , , and . DATE, page 1136-1141. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Janusz Panzer

Janusz Rat

Janusz Gatniejewski

Janusz Bogdanowicz

Janusz Surzykiewicz

 

Other publications of authors with the same name

Star-EDT: Deterministic On-Chip Scheme Using Compressed Test Patterns., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (4): 683-693 (2017)H2B: Crypto Hash Functions Based on Hybrid Ring Generators., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 43 (2): 442-455 (February 2024)High Volume Diagnosis in Memory BIST Based on Compressed Failure Data., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (3): 441-453 (2010)Ring generators - new devices for embedded test applications., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (9): 1306-1320 (2004)EDT Bandwidth Management in SoC Designs., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (12): 1894-1907 (2012)Embedded deterministic test., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (5): 776-792 (2004)Hardware Protection via Logic Locking Test Points., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (12): 3020-3030 (2018)Logic BIST With Capture-Per-Clock Hybrid Test Points., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (6): 1028-1041 (2019)On necessary and nonconflicting assignments in algorithmic test pattern generation., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 13 (4): 515-530 (1994)Low Cost Hypercompression of Test Data., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (10): 2964-2975 (2020)