( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A scalable method for the generation of small test sets.

, , , и . DATE, стр. 1136-1141. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Janusz Panzer

Janusz Gatniejewski

Janusz Rat

Janusz Bogdanowicz

Janusz Surzykiewicz

 

Другие публикации лиц с тем же именем

High Performance Dense Ring Generators., , , и . IEEE Trans. Computers, 55 (1): 83-87 (2006)Embedded deterministic test points for compact cell-aware tests., , , , , , , , , и . ITC, стр. 1-8. IEEE, (2015)Self-test methodology for at-speed test of crosstalk in chip interconnects., , и . DAC, стр. 619-624. ACM, (2000)On Linear Dependencies in Subspaces of LFSR-Generated Sequences., и . IEEE Trans. Computers, 45 (10): 1212-1216 (1996)Built-In Self-Test for Systems on Silicon., , и . VLSI Design, стр. 609-610. IEEE Computer Society, (1999)H2B: Crypto Hash Functions Based on Hybrid Ring Generators., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 43 (2): 442-455 (февраля 2024)Star-EDT: Deterministic On-Chip Scheme Using Compressed Test Patterns., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (4): 683-693 (2017)Cube-Contained Random Patterns and Their Applications to the Complete Testing of Synthesized Multi-Level Circuits., и . ITC, стр. 473-482. IEEE Computer Society, (1991)On Using Implied Values in EDT-based Test Compression., , , , и . DAC, стр. 11:1-11:6. ACM, (2014)Embedded deterministic test., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (5): 776-792 (2004)