( en | de | ru )

 

Disambiguation of "Torrellas, Josep"

Author of the publication

copydeleteadd this publication to your clipboard
An IRAM architecture for image analysis and pattern recognition.

, , and . ICPR, page 1561-1564. IEEE Computer Society, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Josep

Josep Castanyé

Josep Callizo

Josep Grebner

Klaus Joseph

 

Other publications of authors with the same name

NoMap: Speeding-Up JavaScript Using Hardware Transactional Memory., , , and . HPCA, page 412-425. IEEE, (2019)Optimizing the Instruction Cache Performance of the Operating System., , and . IEEE Trans. Computers, 47 (12): 1363-1381 (1998)Extreme-scale computer architecture: Energy efficiency from the ground up‡.. DATE, page 1-5. European Design and Automation Association, (2014)Computer architecture education at the University of Illinois.. WCAE@ISCA, page 1. ACM, (1998)Hardware and Software Support for Speculative Execution of Sequential Binaries on a Chip-multiprocessor., and . International Conference on Supercomputing, page 85-92. ACM, (1998)ShortCut: Architectural Support for Fast Object Access in Scripting Languages., , , and . ISCA, page 494-506. ACM, (2017)Speculative Interference Attacks: Breaking Invisible Speculation Schemes., , , , , , , , , and 6 other author(s). CoRR, (2020)Defensive ML: Defending Architectural Side-channels with Adversarial Obfuscation., , , , and . CoRR, (2023)Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data., , , , , and . IEEE Micro, 40 (3): 81-90 (2020)Facelift: Hiding and slowing down aging in multicores., and . MICRO, page 129-140. IEEE Computer Society, (2008)