Author of the publication

An energy-efficient high-level synthesis algorithm incorporating interconnection delays and dynamic multiple supply voltages.

, , , , and . VLSI-DAT, page 1-4. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A robust scan-based side-channel attack method against HMAC-SHA-256 circuits., , and . ICCE-Berlin, page 79-84. IEEE, (2017)An Incremental Placement and Global Routing Algorithm for Field-Programmable Gate Arrays., , , and . ASP-DAC, page 519-526. IEEE, (1998)Area/delay estimation for digital signal processor cores., , , , and . ASP-DAC, page 156-161. ACM, (2001)State dependent scan flip-flop with key-based configuration against scan-based side channel attack on RSA circuit., , , and . APCCAS, page 607-610. IEEE, (2012)A delay variation and floorplan aware high-level synthesis algorithm with body biasing., , , and . ISQED, page 75-80. IEEE, (2016)A process-variation-aware multi-scenario high-level synthesis algorithm for distributed-register architectures., , , and . SoCC, page 7-12. IEEE, (2015)Energy-efficient high-level synthesis for HDR architectures with clock gating., , and . ISOCC, page 135-138. IEEE, (2012)A visible corner-landmark based route finding algorithm for pedestrian navigation., , , , and . GCCE, page 601-602. IEEE, (2015)A safe and comprehensive route finding method for pedestrian based on lighting and landmark., , , , and . GCCE, page 1-5. IEEE, (2016)Pedestrian navigation based on landmark recognition using glass-type wearable devices., , , , and . GCCE, page 1-2. IEEE, (2016)