( en | de | ru )

 

Disambiguation of "Storaska, Daniel W."

Author of the publication

copydeleteadd this publication to your clipboard
10+ Gb/s 90nm CMOS serial link demo in CBGA package.

, , , , , , , and . CICC, page 27-30. IEEE, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Daniel W Zahnd

Daniel W Assenbaum

Daniel W Blum

Daniel W. Connolly

Daniel W. Connolly

 

Other publications of authors with the same name

10+ gb/s 90-nm CMOS serial link demo in CBGA package., , , , , , , and . IEEE J. Solid State Circuits, 40 (9): 1987-1991 (2005)A 390-mm2, 16-bank, 1-Gb DDR SDRAM with hybrid bitline architecture., , , , , , , , , and 9 other author(s). IEEE J. Solid State Circuits, 34 (11): 1580-1588 (1999)A 7F2 cell and bitline architecture featuring tilted array devices and penalty-free vertical BL twists for 4-Gb DRAMs., , , , , , , , , and 11 other author(s). IEEE J. Solid State Circuits, 35 (5): 713-718 (2000)Advanced controlling scheme for a DRAM voltage generator system., , and . IEEE J. Solid State Circuits, 35 (4): 552-563 (2000)A 1.6Tb/s Chiplet over XSR-MCM Channels using 113Gb/s PAM-4 Transceiver with Dynamic Receiver-Driven Adaptation of TX-FFE and Programmable Roaming Taps in 5nm CMOS., , , , , , , , , and 5 other author(s). ISSCC, page 122-124. IEEE, (2022)A 28Gb/s 4-tap FFE/15-tap DFE serial link transceiver in 32nm SOI CMOS technology., , , , , , , , , and 11 other author(s). ISSCC, page 324-326. IEEE, (2012)10+ Gb/s 90nm CMOS serial link demo in CBGA package., , , , , , , and . CICC, page 27-30. IEEE, (2004)