( en | de | ru )

 

Disambiguation of "Egawa, Ryusuke"

Author of the publication

copydeleteadd this publication to your clipboard
A Utility-Based Double Auction Mechanism for Efficient Grid Resource Allocation.

, , , and . ISPA, page 252-260. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ryusuke Shimada

Masashi Egawa

Yuko Egawa

Kazuko Pfeiffer-Egawa

 

Other publications of authors with the same name

An Adjacent-Line-Merging Writeback Scheme for STT-RAM-Based Last-Level Caches., , , , and . IEEE Trans. Multi Scale Comput. Syst., 4 (4): 593-604 (2018)A middle-grain circuit partitioning strategy for 3-D integrated floating-point multipliers., , , , and . 3DIC, page 1-6. IEEE, (2011)Vertically integrated processor and memory module design for vector supercomputers., , , and . 3DIC, page 1-6. IEEE, (2013)OpenCL-like offloading with metaprogramming for SX-Aurora TSUBASA., , , and . Parallel Comput., (2021)Improving Quantum Annealing Performance on Embedded Problems., , , and . Supercomput. Front. Innov., 7 (4): 32-48 (2020)A Capacity-Aware Thread Scheduling Method Combined with Cache Partitioning to Reduce Inter-Thread Cache Conflicts., , , and . IEICE Trans. Inf. Syst., 96-D (9): 2047-2054 (2013)An energy-efficient dynamic memory address mapping mechanism., , , , , and . COOL Chips, page 1-3. IEEE Computer Society, (2015)An Adjacent-Line-Merging Writeback Scheme for STT-RAM last-level caches., , , and . COOL Chips, page 1-2. IEEE Computer Society, (2017)Scaling Up Of Wave Pipelines., , , and . VLSI Design, page 439-445. IEEE Computer Society, (2001)Towards Conflict-Aware Workload Co-execution on SX-Aurora TSUBASA., , , , and . PDCAT, volume 13148 of Lecture Notes in Computer Science, page 163-174. Springer, (2021)