( en | de | ru )

 

Disambiguation of "Dutta, Gairik"

Author of the publication

copydeleteadd this publication to your clipboard
Dual-Tap Pipelined-Code-Memory Coded-Exposure-Pixel CMOS Image Sensor for Multi-Exposure Single-Frame Computational Imaging.

, , , , , , , , , , , and . ISSCC, page 102-104. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Moushumi Dutta

Parikshit Dutta

Sanjoy Dutta

Sanjay Dutta

Devanjali Dutta

 

Other publications of authors with the same name

28.8 Multi-Modal Peripheral Nerve Active Probe and Microstimulator with On-Chip Dual-Coil Power/Data Transmission and 64 2nd-Order Opamp-Less ΔΣ ADCs., , , , , , , , , and 5 other author(s). ISSCC, page 400-402. IEEE, (2021)39 000-Subexposures/s Dual-ADC CMOS Image Sensor With Dual-Tap Coded-Exposure Pixels for Single-Shot HDR and 3-D Computational Imaging., , , , , , , , , and 8 other author(s). IEEE J. Solid State Circuits, 58 (11): 3150-3163 (November 2023)Bidirectional Peripheral Nerve Interface With 64 Second-Order Opamp-Less ΔΣ ADCs and Fully Integrated Wireless Power/Data Transmission., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 56 (11): 3247-3262 (2021)Dual-Tap Computational Photography Image Sensor With Per-Pixel Pipelined Digital Memory for Intra-Frame Coded Multi-Exposure., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 54 (11): 3191-3202 (2019)Dual-Tap Pipelined-Code-Memory Coded-Exposure-Pixel CMOS Image Sensor for Multi-Exposure Single-Frame Computational Imaging., , , , , , , , , and 2 other author(s). ISSCC, page 102-104. IEEE, (2019)An impedance-tracking battery-less arbitrary-waveform neurostimulator with load-adaptive 20V voltage compliance., , , , , and . ESSCIRC, page 225-228. IEEE, (2016)A 39, 000 Subexposures/s CMOS Image Sensor with Dual-tap Coded-exposure Data-memory Pixel for Adaptive Single-shot Computational Imaging., , , , , , , , , and 8 other author(s). VLSI Technology and Circuits, page 78-79. IEEE, (2022)11.2 A 26.5625-to-106.25Gb/s XSR SerDes with 1.55pJ/b Efficiency in 7nm CMOS., , , , , , , , , and 7 other author(s). ISSCC, page 181-183. IEEE, (2021)