Novelics, a leading provider of system-on-chip (SoC) embedded memory intellectual property (IP), announced the availability of its one-transistor SRAM for 65-nanometer semiconductor design, the only SRAM-1T memory available to SoC designers in bulk CMOS using the standard silicon wafer process. Novelics’ coolSRAM-1T is designed to optimize memory-intensive applications in computing, networking, wireless, multimedia, graphics, automotive, consumer electronics products and more by:
* Shrinking the SoC embedded memory area up to 50 percent versus using industry-standard SRAM
* Lowering development time and costs through standard bulk CMOS that eliminates extra mask layers and special processing steps
* Reducing memory leakage power consumption by a factor of 10
* Offering the opportunity in many designs to reduce or eliminate off-chip memory systems, enabling dramatic savings in system cost and power consumption
M. Eaddy, A. Aho, и G. Murphy. ACoM '07: Proceedings of the First International Workshop on Assessment of Contemporary Modularization Techniques, стр. 2. Washington, DC, USA, IEEE Computer Society, (2007)
G. Murphy, A. Lai, R. Walker, и M. Robillard. ICSE '01: Proceedings of the 23rd International Conference on Software Engineering, стр. 275--284. Washington, DC, USA, IEEE Computer Society, (2001)
M. Revelle, T. Broadbent, и D. Coppit. IWPC '05: Proceedings of the 13th International Workshop on Program Comprehension, стр. 23--32. Washington, DC, USA, IEEE Computer Society, (2005)
M. Shokouhi, P. Chubak, и Z. Raeesy. Information Technology: Coding and Computing, 2005. ITCC 2005. International Conference on, 2, стр. 503- 508 Vol. 2. (2005)