( en | de | ru )

 

Disambiguation of "Hentschke, Renato Fernandes"

Author of the publication

copydeleteadd this publication to your clipboard
Maze Routing Steiner Trees With Delay Versus Wire Length Tradeoff.

, , , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (8): 1073-1086 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Felicitas Hentschke

Wolfgang Hentschke

Uwe Hentschke

Alexander Hentschke

Helmut Hentschke

 

Other publications of authors with the same name

A study on the performance of fast initial placement algorithms., , and . VLSI-SOC, page 204-. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)Cell placement on graphics processing units., , , and . SBCCI, page 87-92. ACM, (2007)Maze Routing Steiner Trees With Delay Versus Wire Length Tradeoff., , , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (8): 1073-1086 (2009)Posicionamento de Circuitos 3D Considerando o Planejamento de 3D-Vias., , and . RITA, 19 (1): 28-45 (2012)Quadratic placement for 3d circuits using z-cell shifting, 3d iterative refinement and simulated annealing., , , and . SBCCI, page 220-225. ACM, (2006)An Algorithm for I/O Partitioning Targeting 3D Circuits and Its Impact on 3D-Vias., , , and . VLSI-SoC, page 128-133. IEEE, (2006)Unbalacing the I/O Pins Partitioning for Minimizing Inter-Tier Vias in 3D VLSI Circuits., , , and . ICECS, page 399-402. IEEE, (2006)Blue Macaw: A Didactic Placement Tool Using Simulated Annealing., , and . EDUTECH, volume 192 of IFIP, page 37-47. Springer, (2005)Improving Simulated Annealing Placement by Applying Random and Greedy Mixed Perturbations., and . SBCCI, page 267-. IEEE Computer Society, (2003)Improving run times by pruned application of synthesis transforms., , and . SBCCI, page 38-43. ACM, (2005)