( en | de | ru )

 

Disambiguation of "Soudris, Dimitrios"

Author of the publication

copydeleteadd this publication to your clipboard
Energy-efficient dynamic memory allocators at the middleware level of embedded systems.

, , , , and . EMSOFT, page 215-222. ACM, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dimitrios Papanastasiou

Dimitrios Tourpalis

Dimitrios Moulalis

Dimitrios Tassiopoulos

Dimitrios Dadaliaris

 

Other publications of authors with the same name

BLonD++: performance analysis and optimizations for enabling complex, accurate and fast beam dynamics studies., , , and . SAMOS, page 123-130. ACM, (2018)A novel methodology for designing high-performance and low-power FPGA interconnection targeting DSP applications., , and . ISCAS, IEEE, (2006)Designing Heterogeneous FPGAs with Multiple SBs., , , and . ARC, volume 4419 of Lecture Notes in Computer Science, page 91-96. Springer, (2007)A Temperature-Aware Placement and Routing Algorithm Targeting 3D FPGAs., and . VLSI-SoC (Selected Papers), volume 313 of IFIP Advances in Information and Communication Technology, page 211-231. Springer, (2008)A low-cost fault tolerant solution targeting commercial FPGA devices., and . J. Syst. Archit., 59 (10-D): 1255-1265 (2013)FPGA Acceleration of Approximate KNN Indexing on High- Dimensional Vectors., , and . ReCoSoC, page 59-65. IEEE, (2019)Exploration of GPU sharing policies under GEMM workloads., , , , and . SCOPES, page 66-69. ACM, (2020)Systematic methodology for exploration of performance - Energy trade-offs in network applications using Dynamic Data Type refinement., , , , , , and . J. Syst. Archit., 53 (7): 417-436 (2007)Automated Physics-Derived Code Generation for Sensor Fusion and State Estimation., , , and . CoRR, (2020)Memory power optimization of hardware implementations of multimedia applications onto FPGA platforms., , and . J. Embed. Comput., 1 (3): 353-362 (2005)