( en | de | ru )

 

Disambiguation of "Leupers, Rainer"

Author of the publication

copydeleteadd this publication to your clipboard
Modelling Machine Learning Components for Mapping and Scheduling of AUTOSAR Runnables.

, , and . ISSRE, page 127-137. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rainer Leupers

Rainer Leupers

Rainer Leupers

Rainer Melzer

Multimerisierung und DNA-Bindung homöotischer Proteine der Blütenbildung. Uni Jena, (2009)

Rainer Nustede

In-vitro-Proliferationsverhalten pädiatrischer Tumorzelllinien nach zweistündiger Exposition mit Kohlenstoffdioxid, Helium und Raumluft. MedH Hannover, (2009)
 

Other publications of authors with the same name

Software Compilation Techniques for MPSoCs., , and . Handbook of Signal Processing Systems, Springer, (2010)VLSI implementation of LS-SVM training and classification using entropy based subset-selection., , , and . ISCAS, page 1-4. IEEE, (2017)A flexible MCMC detector ASIC., , , , and . ISOCC, page 285-286. IEEE, (2016)Trends in embedded software synthesis., , and . ICSAMOS, page 347-354. IEEE, (2011)Enhanced structural analysis for C code reconstruction from IR code., , , , and . SCOPES, page 21-27. ACM, (2011)Extraction of Kahn Process Networks from While Loops in Embedded Software., , , , and . HPCC/CSS/ICESS, page 1078-1085. IEEE, (2015)Combined MPSoC Task Mapping and Memory Optimization for Low-Power., , , and . APCCAS, page 121-124. IEEE, (2019)Frequency-Aware ESL Power Estimation for ARM Cortex-A9 Using a Black Box Processor Model., , , , and . ACM Trans. Embed. Comput. Syst., 16 (1): 26:1-26:26 (2016)Optimized Communication Architecture of MPSoCs with a Hardware Scheduler: A System-Level Analysis., , , , , , and . Int. J. Embed. Real Time Commun. Syst., 2 (3): 1-20 (2011)Automatic Energy-Minimized HW/SW Partitioning for FPGA-Accelerated MPSoCs., , , , , , and . IEEE Embed. Syst. Lett., 11 (3): 93-96 (2019)