Author of the publication

Optimized Communication Architecture of MPSoCs with a Hardware Scheduler: A System-Level Analysis.

, , , , , , and . Int. J. Embed. Real Time Commun. Syst., 2 (3): 1-20 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Flexible front-end processing for software defined radio applications using application specific instruction-set processors., , , , , , and . DASIP, page 1-8. IEEE, (2012)Efficient Implementation of Application-Aware Spinlock Control in MPSoCs., , , , , , and . Int. J. Embed. Real Time Commun. Syst., 4 (1): 64-84 (2013)Software Instrumentation., , and . Wiley Encyclopedia of Computer Science and Engineering, John Wiley & Sons, Inc., (2008)Optimized Communication Architecture of MPSoCs with a Hardware Scheduler: A System-Level Analysis., , , , , , and . Int. J. Embed. Real Time Commun. Syst., 2 (3): 1-20 (2011)Parallel paradigms and run-time management techniques for many-core architectures: the 2PARMA approach., , , , , , , , , and 17 other author(s). INA-OCMC@HiPEAC, page 39-42. ACM, (2012)A Modular Simulation Framework for Spatial and Temporal Task Mapping onto Multi-Processor SoC Platforms., , , , , , and . DATE, page 876-881. IEEE Computer Society, (2005)Task management in MPSoCs: An ASIP approach., , , , , and . ICCAD, page 587-594. ACM, (2009)Application-aware spinlock control using a hardware scheduler in MPSoC platforms., , , , , , and . ISSoC, page 1-6. IEEE, (2012)An FPGA-accelerated testbed for hardware component development in MIMO wireless communication systems., , , , , , and . ICSAMOS, page 278-285. IEEE, (2012)Optimized communication architecture of MPSoCs with a hardware scheduler: A system view., , , , , , and . SoC, page 163-168. IEEE, (2010)