( en | de | ru )

 

Disambiguation of "Tsui, Chi-Ying"

Author of the publication

copydeleteadd this publication to your clipboard
Late Breaking Results: Weight Decay is ALL You Need for Neural Network Sparsification.

, , , , and . DAC, page 1-2. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ying Chi

Chi Lan Tsui

Matthew Tsui

Ying Ying

Tung Yu Tsui

 

Other publications of authors with the same name

Design of Sub-Gigahertz Reconfigurable RF Energy Harvester From -22 to 4 dBm With 99.8% Peak MPPT Power Efficiency., , , , , , , and . IEEE J. Solid State Circuits, 54 (9): 2601-2613 (2019)A 10.6 pJ⋅K2 Resolution FoM Temperature Sensor Using Astable Multivibrator., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (7): 869-873 (2018)The Design of a Micro Power Management System for Applications Using Photovoltaic Cells With the Maximum Output Power Control., , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (8): 1138-1142 (2009)An Energy Efficient Layered Decoding Architecture for LDPC Decoder., and . IEEE Trans. Very Large Scale Integr. Syst., 18 (8): 1185-1195 (2010)Energy-Efficient Dual-Node-Upset-Recoverable 12T SRAM for Low-Power Aerospace Applications., , , and . IEEE Access, (2023)Construction of Multi-Kernel Polar Codes With Kernel Substitution., , and . IEEE Wirel. Commun. Lett., 9 (11): 1879-1883 (2020)Low Power Rake Receiver and Viterbi Decoder Design for CDMA Applications., , and . Wireless Personal Communications, 14 (1): 49-64 (2000)Low-power VLSI design for motion estimation using adaptive pixel truncation., , , and . IEEE Trans. Circuits Syst. Video Techn., 10 (5): 669-678 (2000)A Two-Staged Adaptive Successive Cancellation List Decoding for Polar Codes., , and . ISCAS, page 1-5. IEEE, (2019)An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms., , , , , and . NOCS, page 17-24. IEEE, (2014)