( en | de | ru )

 

Disambiguation of "Lepak, Kevin"

Author of the publication

copydeleteadd this publication to your clipboard
Blade computing with the AMD Opteron™ processor ("magny-cours").

, , , , and . Hot Chips Symposium, page 1-19. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alexander Ali Kevin

Kevin Niwek

Kevin Niwek

Kevin Thurley

Kevin Reddig

 

Other publications of authors with the same name

Understanding Chiplets Today to Anticipate Future Integration Opportunities and Limits., , and . DATE, page 142-145. IEEE, (2021)Pioneering Chiplet Technology and Design for the AMD EPYC™ and Ryzen™ Processor Families : Industrial Product., , , , , , and . ISCA, page 57-70. IEEE, (2021)AMD "ZEN 2"., , , , and . Hot Chips Symposium, page 1-24. IEEE, (2019)Blade computing with the AMD Opteron™ processor ("magny-cours")., , , , and . Hot Chips Symposium, page 1-19. IEEE, (2009)2.2 AMD Chiplet Architecture for High-Performance Server and Desktop Products., , , and . ISSCC, page 44-45. IEEE, (2020)Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor., , , , and . IEEE Micro, 30 (2): 16-29 (2010)Redeeming IPC as a Performance Metric for Multithreaded Programs., , and . IEEE PACT, page 232-243. IEEE Computer Society, (2003)Silent Stores and Store Value Locality., , and . IEEE Trans. Computers, 50 (11): 1174-1190 (2001)Temperature and supply Voltage aware performance and power modeling at microarchitecture level., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (7): 1042-1053 (2005)A dynamic binary translation approach to architectural simulation., , and . SIGARCH Comput. Archit. News, 29 (1): 27-36 (2001)