( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Worst Case Timing Analysis of RISC Processors: R3000/R3010 Case Study.

, , , , , , , , и . RTSS, стр. 308-319. IEEE Computer Society, (1995)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Chong Young Kim

Chong-Hyon Kim

Chong-dae Kim

Chong-Chol Kim

Chong-In Kim

 

Другие публикации лиц с тем же именем

Caller ID System in the Internet Environment., , , , , , и . USENIX Security Symposium, USENIX Association, (1993)Bounding Cache-Related Preemption Delay for Real-Time Systems., , , , , , , , , и . IEEE Trans. Software Eng., 27 (9): 805-826 (2001)V-P cache: a storage efficient virtual cache organization., , , , и . Microprocess. Microsystems, 17 (9): 537-546 (1993)An accurate and practical buffer allocation model for the buffer cache based on marginal gains., , , , , и . Inf. Process. Lett., 85 (2): 93-97 (2003)Limited Preemptible Scheduling to Embrace Cache Memory in Real-Time Systems., , , , и . LCTES, том 1474 из Lecture Notes in Computer Science, стр. 51-64. Springer, (1998)On the Existence of a Spectrum of Policies that Subsumes the Least Recently Used (LRU) and Least Frequently Used (LFU) Policies., , , , , , и . SIGMETRICS, стр. 134-143. ACM, (1999)Multiple neural networks using the reduced input dimension., , , , и . ICASSP (2), стр. 601-604. IEEE Computer Society, (1994)Competitive learning neural network with dynamic output neuron generation., , , , и . Neural Parallel & Scientific Comp., 2 (4): 431-450 (1994)Enhanced analysis of cache-related preemption delay in fixed-priority preemptive scheduling., , , , , , , , и . RTSS, стр. 187-198. IEEE Computer Society, (1997)An Accurate Worst Case Timing Analysis Technique for RISC Processors., , , , , , , , и . RTSS, стр. 97-108. IEEE Computer Society, (1994)