( en | de | ru )

 

Disambiguation of "Cristal, Adrián"

Author of the publication

copydeleteadd this publication to your clipboard
Hardware Transactional Memory with Operating System Support, HTMOS.

, , , and . Euro-Par Workshops, volume 4854 of Lecture Notes in Computer Science, page 8-17. Springer, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Adrián Granada

Adrián Juárez

Adrián Navigante

Adrián Vergara Durán

Adrián Cartín-Valverde

 

Other publications of authors with the same name

Low-Precision Floating-Point Schemes for Neural Network Training., , , and . CoRR, (2018)On the Resilience of RTL NN Accelerators: Fault Characterization and Mitigation., , and . CoRR, (2018)ViPS: Visual processing system for medical imaging., , , , and . BMEI, page 40-45. IEEE, (2015)T-Rex: a dynamic race detection tool for C/C++ transactional memory applications., , , and . EuroSys, page 20:1-20:12. ACM, (2014)Programmer-directed partial redundancy for resilient HPC., , , , and . Conf. Computing Frontiers, page 47:1-47:2. ACM, (2015)Evaluation of vectorization potential of Graph500 on Intel's Xeon Phi., , , , , , and . HPCS, page 47-54. IEEE, (2014)Reimagining Heterogeneous Computing: A Functional Instruction-Set Architecture Computing Model., , , , and . IEEE Micro, 35 (5): 6-14 (2015)Kernel-to-User-Mode Transition-Aware Hardware Scheduling., , , , and . IEEE Micro, 35 (4): 37-47 (2015)FaulTM: error detection and recovery using hardware transactional memory., , and . DATE, page 220-225. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (4): 639-652 (2018)