( en | de | ru )

 

Disambiguation of "Zambreno, Joseph"

Author of the publication

copydeleteadd this publication to your clipboard
Improving System Predictability and Performance via Hardware Accelerated Data Structures.

, , , , , , and . ICCS, volume 9 of Procedia Computer Science, page 1197-1205. Elsevier, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Julie Joseph

Stefanie Joseph

Virginia Joseph

Joseph Landsberg

Joseph Kugbe

 

Other publications of authors with the same name

Optimizing inter-nest data locality., , , and . CASES, page 127-135. ACM, (2002)Microarchitectures for Managing Chip Revenues under Process Variations., , , , and . IEEE Comput. Archit. Lett., 7 (1): 5-8 (2008)Microarchitectures for Managing Chip Revenues under Process Variations., , , , and . IEEE Comput. Archit. Lett., 6 (2): 29-32 (2007)ParaHist: FPGA Implementation of Parallel Event-Based Histogram for Optical Flow Calculation., , and . ASAP, page 185-188. IEEE, (2020)The secure wavelet transform., and . J. Real-Time Image Processing, 7 (2): 131-142 (2012)Improving First Level Cache Efficiency for GPUs Using Dynamic Line Protection., , and . ICPP, page 64:1-64:10. ACM, (2018)Reconfigurable hardware implementation of a modified chaotic filter bank scheme., and . Int. J. Embed. Syst., 4 (3/4): 248-258 (2010)Hardware-software architecture for priority queue management in real-time and embedded systems., , , , , and . Int. J. Embed. Syst., 6 (4): 319-334 (2014)Mining Association Rules with systolic trees., and . FPL, page 143-148. IEEE, (2008)The design and integration of a software configurable and parallelized coprocessor architecture for LQR control., , , and . J. Parallel Distributed Comput., (2017)