( en | de | ru )

 

Disambiguation of "Jones, Phillip H."

Author of the publication

copydeleteadd this publication to your clipboard
Improving System Predictability and Performance via Hardware Accelerated Data Structures.

, , , , , , and . ICCS, volume 9 of Procedia Computer Science, page 1197-1205. Elsevier, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Phillip H Weidlich

Hugh Jones

Jens Olaf Jonescheit

Janet Jones-Ullmann

Arun W Jones

 

Other publications of authors with the same name

ParaHist: FPGA Implementation of Parallel Event-Based Histogram for Optical Flow Calculation., , and . ASAP, page 185-188. IEEE, (2020)Hardware-software architecture for priority queue management in real-time and embedded systems., , , , , and . Int. J. Embed. Syst., 6 (4): 319-334 (2014)Adaptive Thermoregulation for Applications on Reconfigurable Devices., , , and . FPL, page 246-253. IEEE, (2007)Integrating runtime verification into an automated UAS traffic management system., , , , and . Innov. Syst. Softw. Eng., 18 (4): 567-580 (2022)The design and integration of a software configurable and parallelized coprocessor architecture for LQR control., , , and . J. Parallel Distributed Comput., (2017)Impossible Made Possible: Encoding Intractable Specifications via Implied Domain Constraints., , , , and . FMICS, volume 14290 of Lecture Notes in Computer Science, page 151-169. Springer, (2023)Introducing Autonomy in an Embedded Systems Course Project., , , and . FIE, page 1-9. IEEE, (2020)An Efficient Hardware Architecture for Sparse Convolution using Linear Feedback Shift Registers., , and . ASAP, page 250-257. IEEE, (2021)Hotspot Mitigation Using Dynamic Partial Reconfiguration for Improved Performance., and . ReConFig, page 89-94. IEEE Computer Society, (2009)Comparing Energy Efficiency of CPU, GPU and FPGA Implementations for Vision Kernels., , , , , and . ICESS, page 1-8. IEEE, (2019)