Author of the publication

6-kΩ 43-Gb/s differential transimpedance-limiting amplifier with auto-zero feedback and high dynamic range.

, , , , and . IEEE J. Solid State Circuits, 39 (10): 1680-1689 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 35-GS/s, 4-Bit Flash ADC With Active Data and Clock Distribution Trees., , and . IEEE J. Solid State Circuits, 44 (6): 1709-1720 (2009)Design of a Dual W- and D-Band PLL., , , , , , and . IEEE J. Solid State Circuits, 46 (5): 1011-1022 (2011)A 45nm SOI CMOS Class-D mm-Wave PA with >10Vpp differential swing., , , , and . ISSCC, page 88-90. IEEE, (2012)Towards a sub-2.5V, 100-Gb/s Serial Transceiver., , , , , , , , and . CICC, page 471-478. IEEE, (2007)A 13.2-dBm, 138-GHz I/Q RF-DAC with 64-QAM and OFDM free-space constellation formation., , , and . ESSCIRC, page 191-194. IEEE, (2017)A 2x-Oversampling, 128-GS/s 5-bit Flash ADC for 64-GBaud Applications., , and . BCICTS, page 52-55. IEEE, (2018)A 30-GS/sec Track and Hold Amplifier in 0.13-μm CMOS Technology., , and . CICC, page 493-496. IEEE, (2006)A 2-Bit, 24 dBm, Millimeter-Wave SOI CMOS Power-DAC Cell for Watt-Level High-Efficiency, Fully Digital m-ary QAM Transmitters., , , , , , and . IEEE J. Solid State Circuits, 48 (5): 1126-1137 (2013)6-kΩ 43-Gb/s differential transimpedance-limiting amplifier with auto-zero feedback and high dynamic range., , , , and . IEEE J. Solid State Circuits, 39 (10): 1680-1689 (2004)A 19-dBm, 15-Gbaud, 9-bit SOI CMOS power-DAC cell for high-order QAM W-band transmitters., , and . ESSCIRC, page 69-72. IEEE, (2013)