( en | de | ru )

 

Disambiguation of "Benini, Luca"

Author of the publication

copydeleteadd this publication to your clipboard
FANN-on-MCU: An Open-Source Toolkit for Energy-Efficient Neural Network Inference at the Edge of the Internet of Things.

, , , and . IEEE Internet Things J., 7 (5): 4403-4417 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Anke Benini

Jochen Benini

Aldo Albert Benini

Luca Rizzini

Luca Tranchini

 

Other publications of authors with the same name

Dynamic thermal clock skew compensation using tunable delay buffers., , , , , , , and . ISLPED, page 162-167. ACM, (2006)Lightweight barrier-based parallelization support for non-cache-coherent MPSoC platforms., , and . CASES, page 145-149. ACM, (2007)Contents provider-assisted dynamic voltage scaling for low energy multimedia applications., , and . ISLPED, page 42-47. ACM, (2002)SoC-TM: integrated HW/SW support for transactional memory programming on embedded MPSoCs., , , , , , and . CODES+ISSS, page 39-48. ACM, (2011)Smart Energy-Efficient Clock Synthesizer for Duty-Cycled Sensor SoCs in 65 nm/28nm CMOS., and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (9): 2322-2333 (2017)Analysis of Error Recovery Schemes for Networks on Chips., , , , , and . IEEE Des. Test Comput., 22 (5): 434-442 (2005)Variation-Tolerant Architecture for Ultra Low Power Shared-L1 Processor Clusters., , and . IEEE Trans. Circuits Syst. II Express Briefs, 59-II (12): 927-931 (2012)CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (5): 871-875 (2020)TOM: a web-based integrated approach for identification of candidate disease genes., , , , , , , and . Nucleic Acids Res., 34 (Web-Server-Issue): 285-292 (2006)Packetization and routing analysis of on-chip multiprocessor networks., , and . J. Syst. Archit., 50 (2-3): 81-104 (2004)