( en | de | ru )

 

Disambiguation of "Kim, Jae-Joon"

Author of the publication

copydeleteadd this publication to your clipboard
Impacts of NBTI and PBTI on SRAM static/dynamic noise margins and cell failure probability.

, , , , , and . Microelectron. Reliab., 49 (6): 642-649 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Joon-Young Kim

Nam-Joon Kim

Man Joon Kim

Joon-Soon Kim

Hyun-Joon Kim

 

Other publications of authors with the same name

A 32kb 10T Subthreshold SRAM Array with Bit-Interleaving and Differential Read Scheme in 90nm CMOS., , , and . ISSCC, page 388-389. IEEE, (2008)Highly improved SNR differential sensing method using parallel operation signaling for touch screen application., , , and . A-SSCC, page 157-160. IEEE, (2014)A CMOS single-chip wireless solution with an adaptive purity-control scheme against ISM-band interferences., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (4): 269-273 (2006)PVT-aware leakage reduction for on-die caches with improved read stability., , , and . IEEE J. Solid State Circuits, 41 (1): 170-178 (2006)BitBlade: Energy-Efficient Variable Bit-Precision Hardware Accelerator for Quantized Neural Networks., , , , , , and . IEEE J. Solid State Circuits, 57 (6): 1924-1935 (2022)Environment-Adaptable Edge-Computing Gas-Sensor Device With Analog-Assisted Continual Learning Scheme., , , , , , , and . IEEE Trans. Ind. Electron., 70 (10): 10720-10729 (October 2023)A Leakage-Tolerant Low-Swing Circuit Style in Partially Depleted Silicon-on-Insulator CMOS Technologies., and . IEEE Trans. Very Large Scale Integr. Syst., 14 (5): 549-552 (2006)Magnetic Induction Tomography Using Multi-Channel Phase-Domain Transceiver for Structural Health Monitoring., , , , , and . IEEE Trans. Instrum. Meas., (2022)A forward body-biased low-leakage SRAM cache: device and architecture considerations., , , and . ISLPED, page 6-9. ACM, (2003)Low-overhead, one-cycle timing-error detection and correction technique for flip-flop based pipelines., , , , , , and . IEICE Electron. Express, 16 (11): 20190180 (2019)