( en | de | ru )

 

Disambiguation of "Morita, Yasuhiro"

Author of the publication

copydeleteadd this publication to your clipboard
A 10T Non-Precharge Two-Port SRAM for 74% Power Reduction in Video Processing.

, , , , , , and . ISVLSI, page 107-112. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Takeshi Morita

Takeshi Morita

Yasuhiro Murakawa

Yasuhiro Arahata

Yasuhiro Shirasaki

 

Other publications of authors with the same name

A Feed-Forward Dynamic VDD-VBB-Frequency Management for Low Power Motion Video Compression on 90NM Risc Processor., , , , , , and . Intell. Autom. Soft Comput., 12 (3): 283-298 (2006)Novel Video Memory Reduces 45% of Bitline Power Using Majority Logic and Data-Bit Reordering., , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 16 (6): 620-627 (2008)Area Comparison between 6T and 8T SRAM Cells in Dual-Vdd Scheme and DVS Scheme., , , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 90-A (12): 2695-2702 (2007)Vertical Partitioning Method for Secret Sharing Distributed Database System., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 89-A (11): 3244-3249 (2006)Power-Minimum Frequency/Voltage Cooperative Management Method for VLSI Processor in Leakage-Dominant Technology Era., , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 88-A (12): 3290-3297 (2005)A 10T Non-Precharge Two-Port SRAM for 74% Power Reduction in Video Processing., , , , , , and . ISVLSI, page 107-112. IEEE Computer Society, (2007)A 10T Non-precharge Two-Port SRAM Reducing Readout Power for Video Processing., , , , , , , and . IEICE Trans. Electron., 91-C (4): 543-552 (2008)Area Optimization in 6T and 8T SRAM Cells Considering Vth Variation in Future Processes., , , , , , and . IEICE Trans. Electron., 90-C (10): 1949-1956 (2007)A 0.3-V Operating, Vth-Variation-Tolerant SRAM under DVS Environment for Memory-Rich SoC in 90-nm Technology Era and Beyond., , , , , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 89-A (12): 3634-3641 (2006)A two-port SRAM for real-time video processor saving 53% of bitline power with majority logic and data-bit reordering., , , , , , and . ISLPED, page 61-66. ACM, (2006)