Author of the publication

Exploiting the DD-Cell as an Ultra-Compact Entropy Source for an FPGA-Based Re-Configurable PUF-TRNG Architecture.

, and . IEEE Access, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low voltage, low power, compact, high accuracy, high precision PTAT temperature sensor for deep sub-micron CMOS systems., , , , and . ISCAS, page 2102-2105. IEEE, (2008)Inverting closed-loop amplifier architecture with reduced gain error and high input impedance., , , and . ISCAS, IEEE, (2006)Design-oriented models for quick estimation of path delay variability via the fan-out-of-4 metric., , and . ISCAS, page 1-4. IEEE, (2017)A Novel FPGA Implementation of the NAND-PUF with Minimal Resource Usage and High Reliability., and . Cryptogr., 7 (2): 18 (June 2023)A Novel Ultra-Compact FPGA PUF: The DD-PUF., , and . Cryptogr., 5 (3): 23 (2021)Klessydra-T: Designing Vector Coprocessors for Multithreaded Edge-Computing Cores., , , , , and . IEEE Micro, 41 (2): 64-71 (2021)A Very-Low-Voltage Frequency Divider in Folded MOS Current Mode Logic With Complementary n- and p-type Flip-Flops., , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (5): 998-1008 (2021)Exploiting the DD-Cell as an Ultra-Compact Entropy Source for an FPGA-Based Re-Configurable PUF-TRNG Architecture., and . IEEE Access, (2023)A Novel Clock Gating Approach for the Design of Low-Power Linear Feedback Shift Registers., , , and . IEEE Access, (2022)Rail to Rail ICMR and High Performance ULV Standard-Cell-Based Comparator for Biomedical and IoT Applications., , , and . IEEE Access, (2024)