( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
1Mb 4T-2MTJ nonvolatile STT-RAM for embedded memories using 32b fine-grained power gating technique with 1.0ns/200ps wake-up/power-off times.

, , , , , , , , и . VLSIC, стр. 46-47. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Naotomo Miura

Kota Miura

Yuzuru Miura

 

Другие публикации лиц с тем же именем

A delay circuit with 4-terminal magnetic-random-access-memory device for power-efficient time- domain signal processing., , , , , , , , , и 5 other автор(ы). ISCAS, стр. 1588-1591. IEEE, (2014)Nonvolatile Logic-in-Memory LSI Using Cycle-Based Power Gating and its Application to Motion-Vector Prediction., , , , , , , , , и 4 other автор(ы). IEEE J. Solid State Circuits, 50 (2): 476-489 (2015)A 16-Mb Toggle MRAM With Burst Modes., , , , , , , , , и 13 other автор(ы). IEEE J. Solid State Circuits, 42 (11): 2378-2385 (2007)Nonvolatile logic-in-memory array processor in 90nm MTJ/MOS achieving 75% leakage reduction using cycle-based power gating., , , , , , , , , и 4 other автор(ы). ISSCC, стр. 194-195. IEEE, (2013)A 3.14 um2 4T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture., , , , , , , и . VLSIC, стр. 44-45. IEEE, (2012)Fabrication of a magnetic tunnel junction-based 240-tile nonvolatile field-programmable gate array chip skipping wasted write operations for greedy power-reduced logic applications., , , , , , , , , и 1 other автор(ы). IEICE Electron. Express, 10 (23): 20130772 (2013)10.5 A 90nm 20MHz fully nonvolatile microcontroller for standby-power-critical applications., , , , , , , , , и 4 other автор(ы). ISSCC, стр. 184-185. IEEE, (2014)1Mb 4T-2MTJ nonvolatile STT-RAM for embedded memories using 32b fine-grained power gating technique with 1.0ns/200ps wake-up/power-off times., , , , , , , , и . VLSIC, стр. 46-47. IEEE, (2012)A 90nm 12ns 32Mb 2T1MTJ MRAM., , , , , , , , , и 10 other автор(ы). ISSCC, стр. 462-463. IEEE, (2009)Fabrication of a 3000-6-input-LUTs embedded and block-level power-gated nonvolatile FPGA chip using p-MTJ-based logic-in-memory structure., , , , , , , , , и 1 other автор(ы). VLSIC, стр. 172-. IEEE, (2015)