( en | de | ru )

 

Disambiguation of "Takaya, Satoshi"

Author of the publication

copydeleteadd this publication to your clipboard
7.2 4Mb STT-MRAM-based cache with memory-access-aware power optimization and write-verify-write / read-modify-write scheme.

, , , , , , , , , , , , and . ISSCC, page 132-133. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Satoshi Ejima

Satoshi Okawa

Satoshi Otomo

Satoshi Murayama

Satoshi Nishida

 

Other publications of authors with the same name

In-Place Signal and Power Noise Waveform Capturing Within 3-D Chip Stacking., , and . IEEE Des. Test, 32 (6): 87-98 (2015)7.5 A 3.3ns-access-time 71.2μW/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture., , , , , , , , , and 1 other author(s). ISSCC, page 1-3. IEEE, (2015)Circuit And Systems Based on Advanced MRAM for Near Future Computing Applications., , , and . VLSI Circuits, page 278-. IEEE, (2019)Measurements and Simulation of Sensitivity of Differential-Pair Transistors against Substrate Voltage Variation., , , , , , , , and . IEICE Trans. Electron., 96-C (6): 884-893 (2013)SPICE simulation of tunnel FET aiming at 32 kHz crystal-oscillator operation., , , and . IEICE Electron. Express, 15 (3): 20171232 (2018)Physically Unclonable Function Using an Initial Waveform of Ring Oscillators., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 64-II (7): 827-831 (2017)On-Chip In-Place Measurements of Vth and Signal/Substrate Response of Differential Pair Transistors., , , , , , , , and . IEICE Trans. Electron., 95-C (1): 137-145 (2012)Proposal, analysis and demonstration of Analog/Digital-mixed Neural Networks based on memristive device arrays., , , , and . ISCAS, page 1-5. IEEE, (2018)7.2 4Mb STT-MRAM-based cache with memory-access-aware power optimization and write-verify-write / read-modify-write scheme., , , , , , , , , and 3 other author(s). ISSCC, page 132-133. IEEE, (2016)Very low-voltage swing while high-bandwidth data transmission through 4096 bit TSVs., , and . 3DIC, page 1-4. IEEE, (2013)