( en | de | ru )

 

Disambiguation of "Meyer, Fred J."

Author of the publication

copydeleteadd this publication to your clipboard
Sequential diagnosis of processor array systems.

, , , and . IEEE Trans. Reliability, 53 (4): 487-498 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Fred Meyer

Fred Andreas Meyer

Vera J Meyer

Vera J Meyer

Oliver G J Meyer

 

Other publications of authors with the same name

Structural diagnosis of interconnects by coloring., , and . ACM Trans. Design Autom. Electr. Syst., 3 (2): 249-271 (1998)Design Verification of FPGA Implementations., , , , and . IEEE Des. Test Comput., 16 (2): 66-73 (1999)Guest editorial., and . J. Syst. Archit., 50 (5): 237-238 (2004)Consensus With Dual Failure Modes., and . IEEE Trans. Parallel Distributed Syst., 2 (2): 214-222 (1991)Modeling Defect Spatial Distribution., and . IEEE Trans. Computers, 38 (4): 538-546 (1989)Measuring the timing jitter of ATE in the frequency domain., , , , , , , , , and . IEEE Trans. Instrumentation and Measurement, 55 (1): 280-289 (2006)Analysis and measurement of fault coverage in a combined ATE and BIST environment., , and . IEEE Trans. Instrumentation and Measurement, 53 (2): 300-307 (2004)Maximal diagnosis of interconnects of random access memories., , , and . IEEE Trans. Reliability, 52 (4): 423-434 (2003)Sequential diagnosis of processor array systems., , , and . IEEE Trans. Reliability, 53 (4): 487-498 (2004)Reconfiguration of One-Time Programmable FPGAs with Faulty Logic Resources., , , and . DFT, page 368-376. IEEE Computer Society, (1999)