Author of the publication

Managing subthreshold leakage in charge-based analog circuits with low-VTH transistors by analog T- switch (AT-switch) and super cut-off CMOS (SCCMOS).

, , , , and . IEEE J. Solid State Circuits, 41 (4): 859-867 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A super cut-off CMOS (SCCMOS) scheme for 0.5-V supply voltage with picoampere stand-by current., , and . IEEE J. Solid State Circuits, 35 (10): 1498-1501 (2000)High-Speed Searching of Optimum Switching Pattern for Digital Active Gate Drive to Adapt to Various Load Conditions., , , , , , , and . IEEE Trans. Ind. Electron., 69 (5): 5185-5194 (2022)A 6.78-MHz Multiple-Transmitter Wireless Power Transfer System With Efficiency Maximization by Adaptive Magnetic Field Adder IC., , and . IEEE J. Solid State Circuits, 57 (8): 2390-2403 (2022)Statistical leakage current reduction in high-leakage environments using locality of block activation in time domain., , and . IEEE J. Solid State Circuits, 39 (9): 1497-1503 (2004)Analysis and Mitigation of Coupling-Dependent Data Flipping in Wireless Power and Data Transfer System., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (12): 5182-5193 (2021)Daisy Chain Transmitter for Power Reduction in Inductive-Coupling CMOS Link., , , , , , , and . IEICE Trans. Electron., 90-C (4): 829-835 (2007)Row-by-Row Dynamic Source-Line Voltage Control (RRDSV) Scheme for Two Orders of Magnitude Leakage Current Reduction of Sub-1-V-VDD SRAM's., , , , , , , , , and . IEICE Trans. Electron., 88-C (4): 760-767 (2005)Closed-Form Expressions for Crosstalk Noise and Worst-Case Delay on Capacitively Coupled Distributed RC Lines., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 90-A (12): 2669-2681 (2007)Large Within-Die Gate Delay Variations in Sub-Threshold Logic Circuits at Low Temperature., , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 59-II (12): 918-921 (2012)A 25-mV-Sensitivity 2-Gb/s Optimum-Logic-Threshold Capacitive-Coupling Receiver for Wireless Wafer Probing Systems., , and . IEEE Trans. Circuits Syst. II Express Briefs, 56-II (9): 709-713 (2009)