( en | de | ru )

 

Disambiguation of "Kim, Soo-Won"

Author of the publication

copydeleteadd this publication to your clipboard
A 1-mW Solar-Energy-Harvesting Circuit Using an Adaptive MPPT With a SAR and a Counter.

, , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 60-II (6): 331-335 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Soo-Won Choi

Hyoung-Soo Kim

Kwang-Soo Kim

Youn-Soo Kim

Eun-Soo Kim

 

Other publications of authors with the same name

Robust transceiver based on worst-case SINR optimization for MIMO interfering broadcast channels with imperfect channel knowledge., , , , and . ICSPCS, page 1-4. IEEE, (2013)Design and implementation of dual processor block with shared external cache memory., , , and . Microprocess. Microsystems, 20 (10): 595-605 (1997)A low power digital servo architecture for optical disc., , , and . IEEE Trans. Consumer Electronics, 47 (3): 534-541 (2001)WLAN transceiver for 802.11 a/b/g/n/ac with integrated power amplifier and harmonic LO frequency VCO., , and . ISOCC, page 81-82. IEEE, (2017)Body Bias Generator for Leakage Power Reduction of Low-Voltage Digital Logic Circuits., , , , and . PATMOS, volume 4148 of Lecture Notes in Computer Science, page 350-359. Springer, (2006)A seamless coordinator switching (SCS) scheme for wireless personal area network., , , and . IEEE Trans. Consumer Electron., 49 (3): 554-560 (2003)Practical approach to power integrity-driven design process for power-delivery networks., , , , , and . IET Circuits Devices Syst., 10 (5): 448-455 (2016)All-Digital Duty-Cycle Corrector With a Wide Duty Correction Range for DRAM Applications., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (1): 363-367 (2016)A 120-MHz-1.8-GHz CMOS DLL-Based Clock Generator for Dynamic Frequency Scaling., , , , and . IEEE J. Solid State Circuits, 41 (9): 2077-2082 (2006)Transmission line impedance design for usb2.0 high-speed signals of smartphone accessories., and . ISCIT, page 122-126. IEEE, (2012)