( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Guest Editorial: IEEE Transactions on Computers and IEEE Transactions on Nanotechnology Joint Special Section on Defect and Fault Tolerance in VLSI and Nanotechnology Systems.

, , и . IEEE Trans. Computers, 65 (3): 677-678 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sandip Agarwala

Arijit Kundu

Sandip Murarka

Sandip Roy

Sudipta Kundu

 

Другие публикации лиц с тем же именем

A study on impact of aggressor de-rating in the context of multiple crosstalk effects in circuits., , и . ACM Great Lakes Symposium on VLSI, стр. 529-534. ACM, (2009)Symbolic implication in test generation., , , и . EURO-DAC, стр. 492-496. EEE Computer Society, (1991)Guest Editorial: IEEE Transactions on Computers and IEEE Transactions on Nanotechnology Joint Special Section on Defect and Fault Tolerance in VLSI and Nanotechnology Systems., , и . IEEE Trans. Computers, 65 (3): 677-678 (2016)Preventing integrated circuit piracy via custom encoding of hardware instruction set., , и . ISQED, стр. 234-241. IEEE, (2016)A Pattern Generation Technique for Maximizing Switching Supply Currents Considering Gate Delays., , и . IEEE Trans. Computers, 61 (7): 986-998 (2012)Critical area driven dummy fill insertion to improve manufacturing yield., и . ISQED, стр. 334-341. IEEE, (2012)A system-level solution for managing spatial temperature gradients in thinned 3D ICs., , , и . ISQED, стр. 88-95. IEEE, (2013)On linewidth-based yield analysis for nanometer lithography., и . DATE, стр. 381-386. IEEE, (2009)A study on placement of post silicon clock tuning buffers for mitigating impact of process variation., и . DATE, стр. 292-295. IEEE, (2009)Peer pressure on identity: On requirements for disambiguating PUFs in noisy environment., , и . NATW, стр. 1-4. IEEE, (2017)