( en | de | ru )

 

Disambiguation of "Yin, Bozhi"

Author of the publication

copydeleteadd this publication to your clipboard
A Laser-forwarded Coherent 10Gb/s BPSK Transceiver using Monolithic Microring Resonators in 45nm SOI CMOS.

, , , , and . VLSI Circuits, page 192-. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Daniela Petrova Bozhinova

Lu Yin

Renfu Yin

Li Yin

Yin Liu

 

Other publications of authors with the same name

A Laser-forwarded Coherent 10Gb/s BPSK Transceiver using Monolithic Microring Resonators in 45nm SOI CMOS., , , , and . VLSI Circuits, page 192-. IEEE, (2019)A Laser-Forwarded Coherent Transceiver in 45-nm SOI CMOS Using Monolithic Microring Resonators., , , , and . IEEE J. Solid State Circuits, 55 (4): 1096-1107 (2020)Cryo-Compatible, Silicon Spoked-Ring Modulator in a 45nm CMOS Platform for 4K-to-Room-Temperature Optical Links., , , , , , , and . OFC, page 1-3. IEEE, (2021)A 200Gb/s PAM-4 Transmitter with Hybrid Sub-Sampling PLL in 28nm CMOS Technology., , , , , , , , , and 1 other author(s). VLSI Technology and Circuits, page 34-35. IEEE, (2022)A Fully-Integrated 25Gb/s Low-Noise TIA+CDR Optical Receiver designed in 40nm-CMOS., , , , , , , , , and 7 other author(s). A-SSCC, page 67-68. IEEE, (2018)A 50-Gb/s PAM4 Si-Photonic Transmitter With Digital-Assisted Distributed Driver and Integrated CDR in 40-nm CMOS., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 55 (5): 1282-1296 (2020)A Ring-Oscillator Sub-Sampling PLL With Hybrid Loop Using Generator-Based Design Flow., , , , , , , , and . ISCAS, page 2881-2885. IEEE, (2022)A 50Gb/s-PAM4 CDR with On-Chip Eye Opening Monitor for Reference-Level and Clock-Sampling Adaptation., , , , , , , , , and . OFC, page 1-3. IEEE, (2018)A 50Gb/s PAM-4 Retimer-CDR + VCSEL Driver with Asymmetric Pulsed Pre-Emphasis Integrated into a Single CMOS Die., , , , , , , , , and 7 other author(s). OFC, page 1-3. IEEE, (2019)Electronic-Photonic Cryogenic Egress Link., , , , , and . ESSCIRC, page 51-54. IEEE, (2021)