Author of the publication

Superstrider associative array architecture: Approved for unlimited unclassified release: SAND2017-7089 C.

, , , and . HPEC, page 1-7. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Experimental Insights from the Rogues Gallery., , , , , and . ICRC, page 80-87. IEEE, (2019)Compilers for Instruction-Level Parallelism., , , , , and . Computer, 30 (12): 63-69 (1997)Rebooting Computers to Avoid Meltdown and Spectre., , , and . Computer, 51 (4): 74-77 (2018)Adaptive Mode Control: A Static-Power-Efficient Cache Design., , , and . IEEE PACT, page 61-70. IEEE Computer Society, (2001)A Fast Interrupt Handling Scheme for VLIW Processors., , , , , and . IEEE PACT, page 136-141. IEEE Computer Society, (1998)Compiler-Driven Cached Code Compression Schemes for Embedded ILP Processors., and . MICRO, page 82-92. ACM/IEEE Computer Society, (1999)Systematic Computer Architecture Prototyping. University of Illinois Urbana-Champaign, USA, (1992)Modeling Value Speculation: An Optimal Edge Selection Problem., , and . IEEE Trans. Computers, 52 (3): 277-292 (2003)A Power Model for Register-Sharing Structures., and . DIPES, volume 271 of IFIP, page 131-142. Springer, (2008)Weld: A Multithreading Technique Towards Latency-Tolerant VLIW Processors., , and . HiPC, volume 2228 of Lecture Notes in Computer Science, page 192-203. Springer, (2001)