( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Pattern Generation Technique for Maximizing Switching Supply Currents Considering Gate Delays.

, , и . IEEE Trans. Computers, 61 (7): 986-998 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sandip Agarwala

Arijit Kundu

Sandip Murarka

Sandip Roy

Sudip Kundu

 

Другие публикации лиц с тем же именем

Defeating Strong PUF Modeling Attack via Adverse Selection of Challenge-Response Pairs., , , и . AsianHOST, стр. 25-30. IEEE, (2018)Soft Error-Aware Voltage Scaling Technique for Power Minimization in Application-Specific Multiprocessor System-on-Chip., , , и . J. Low Power Electron., 5 (2): 145-156 (2009)Hardware/Software Codesign Architecture for Online Testing in Chip Multiprocessors., и . IEEE Trans. Dependable Secur. Comput., 8 (5): 714-727 (2011)A system-level solution for managing spatial temperature gradients in thinned 3D ICs., , , и . ISQED, стр. 88-95. IEEE, (2013)Critical area driven dummy fill insertion to improve manufacturing yield., и . ISQED, стр. 334-341. IEEE, (2012)A Pattern Generation Technique for Maximizing Switching Supply Currents Considering Gate Delays., , и . IEEE Trans. Computers, 61 (7): 986-998 (2012)Symbolic implication in test generation., , , и . EURO-DAC, стр. 492-496. EEE Computer Society, (1991)Guest Editorial: IEEE Transactions on Computers and IEEE Transactions on Nanotechnology Joint Special Section on Defect and Fault Tolerance in VLSI and Nanotechnology Systems., , и . IEEE Trans. Computers, 65 (3): 677-678 (2016)Preventing integrated circuit piracy via custom encoding of hardware instruction set., , и . ISQED, стр. 234-241. IEEE, (2016)A study on impact of aggressor de-rating in the context of multiple crosstalk effects in circuits., , и . ACM Great Lakes Symposium on VLSI, стр. 529-534. ACM, (2009)