( en | de | ru )

 

Disambiguation of "Natale, Giuseppe"

Author of the publication

copydeleteadd this publication to your clipboard
A CAD Open Platform for High Performance Reconfigurable Systems in the EXTRA Project.

, , , , , , , , and . ISVLSI, page 368-373. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Natale Barletta

Natale Bizzotto

Nicole Natale

Giovanni Natale

Herbert Natale

 

Other publications of authors with the same name

A CAD Open Platform for High Performance Reconfigurable Systems in the EXTRA Project., , , , , , , , and . ISVLSI, page 368-373. IEEE Computer Society, (2017)A Framework with Cloud Integration for CNN Acceleration on FPGA Devices., , , and . IPDPS Workshops, page 170-177. IEEE Computer Society, (2018)A Pipelined and Scalable Dataflow Implementation of Convolutional Neural Networks on FPGA., , , and . IPDPS Workshops, page 90-97. IEEE Computer Society, (2017)Optimizing streaming stencil time-step designs via FPGA floorplanning., , , , and . FPL, page 1-4. IEEE, (2017)A Feedback-Based Design Space Exploration Subsystem for the Automation of Architectures Synthesis on Proprietary FPGA Toolchains., , and . DSD, page 151-154. IEEE Computer Society, (2017)Enabling transparent hardware acceleration on Zynq SoC for scientific computing., , , , , and . SIGBED Rev., 17 (1): 30-35 (2020)On How to Accelerate Iterative Stencil Loops: A Scalable Streaming-Based Approach., , , , and . ACM Trans. Archit. Code Optim., 12 (4): 53:1-53:26 (2016)On How to Design Dataflow FPGA-Based Accelerators for Convolutional Neural Networks., , and . ISVLSI, page 639-644. IEEE Computer Society, (2017)An FPGA-Based Acceleration Methodology and Performance Model for Iterative Stencils., , , and . IPDPS Workshops, page 115-122. IEEE Computer Society, (2018)Heterogeneous exascale supercomputing: The role of CAD in the exaFPGA project., , , , , and . DATE, page 410-415. IEEE, (2017)