( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
24% Power reduction by post-fabrication dual supply voltage control of 64 voltage domains in VDDmin limited ultra low voltage logic circuits.

, , , , , , , , , , , и . ISQED, стр. 586-591. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Teruko Takamiya

Makoto Yamamoto

Makoto Nakamura

Makoto Arai

Makoto Ida

 

Другие публикации лиц с тем же именем

Reducing IR drop in 3D integration to less than 1/4 using Buck Converter on Top die (BCT) scheme., , , , , , , и . ISQED, стр. 210-215. IEEE, (2013)A 1.8V 30nJ adaptive program-voltage (20V) generator for 3D-integrated NAND flash SSD., , , , , , и . ISSCC, стр. 238-239. IEEE, (2009)Energy efficient design and energy harvesting for energy autonomous systems.. VLSI-DAT, стр. 1-3. IEEE, (2015)An 11-nW CMOS Temperature-to-Digital Converter Utilizing Sub-Threshold Current at Sub-Thermal Drain Voltage., , , и . IEEE J. Solid State Circuits, 54 (3): 613-622 (2019)IGBT Power Module Design for Suppressing Gate Voltage Spike at Digital Gate Control., , , , , и . IEEE Access, (2023)A 95mV-startup step-up converter with Vth-tuned oscillator by fixed-charge programming and capacitor pass-on scheme., , , , , , , , и . ISSCC, стр. 216-218. IEEE, (2011)A 80-mV input, fast startup dual-mode boost converter with charge-pumped pulse generator for energy harvesting., , , , , , и . A-SSCC, стр. 33-36. IEEE, (2011)0.5-V input digital LDO with 98.7% current efficiency and 2.7-µA quiescent current in 65nm CMOS., , , , , , , и . CICC, стр. 1-4. IEEE, (2010)Session 3 - Power management., и . CICC, IEEE, (2008)Digital Active Gate Drive with Optimal Switching Patterns to Adapt to Sinusoidal Output Current in a Full Bridge Inverter Circuit., , , , , , , и . IECON, стр. 1684-1689. IEEE, (2019)