From post

копировать удалить добавить публикацию в буфер
Запись сообщества
посмотреть историю данной записи
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Set-Triggered-Parallel-Reset Memristor Logic for High-Density Heterogeneous-Integration Friendly Normally Off Applications.

M. Chang, S. Yang, C. Kuo, T. Yang, C. Yeh, T. Chien, L. Huang, S. Sheu, P. Tseng, Y. Chen, F. Chen, T. Ku, M. Tsai, и M. Kao. IEEE Trans. Circuits Syst. II Express Briefs, 62-II (1): 80-84 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Fan Chen Meng

Meng-Chang Liu

Meng Meng

Meng Meng Liang

Meng Zhang

Methods and implementations of road-network matchingM. Zhang. TU München, (2009)

Другие публикации лиц с тем же именем

17.5 A 3T1R nonvolatile TCAM using MLC ReRAM with Sub-1ns search time.M. Chang, C. Lin, A. Lee, C. Kuo, G. Yang, H. Tsai, T. Chen, S. Sheu, P. Tseng, H. Lee и 1 other автор(ы). ISSCC, стр. 1-3. IEEE, (2015)A 65nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors.W. Chen, K. Li, W. Lin, K. Hsu, P. Li, C. Yang, C. Xue, E. Yang, Y. Chen, Y. Chang и 7 other автор(ы). ISSCC, стр. 494-496. IEEE, (2018)A 1Mb Multibit ReRAM Computing-In-Memory Macro with 14.6ns Parallel MAC Computing Time for CNN Based AI Edge Processors.C. Xue, W. Chen, J. Liu, J. Li, W. Lin, W. Lin, J. Wang, W. Wei, T. Chang, T. Chang и 12 other автор(ы). ISSCC, стр. 388-390. IEEE, (2019)Considerations Of Integrating Computing-In-Memory And Processing-In-Sensor Into Convolutional Neural Network Accelerators For Low-Power Edge Devices.K. Tang, W. Wei, Z. Yeh, T. Hsu, Y. Chiu, C. Xue, Y. Kuo, T. Wen, M. Ho, C. Lo и 3 other автор(ы). VLSI Circuits, стр. 166-. IEEE, (2019)A Heterogeneous RRAM In-Memory and SRAM Near-Memory SoC for Fused Frame and Event-Based Target Identification and Tracking.A. Lele, M. Chang, S. Spetalnick, B. Crafton, S. Konno, Z. Wan, A. Bhat, W. Khwa, Y. Chih, M. Chang и 1 other автор(ы). IEEE J. Solid State Circuits, 59 (1): 52-64 (января 2024)A Nonvolatile AI-Edge Processor With SLC-MLC Hybrid ReRAM Compute-in-Memory Macro Using Current-Voltage-Hybrid Readout Scheme.H. Hsu, T. Wen, W. Huang, W. Khwa, Y. Lo, C. Jhang, Y. Chin, Y. Chen, C. Lo, R. Liu и 5 other автор(ы). IEEE J. Solid State Circuits, 59 (1): 116-127 (января 2024)A ReRAM-Based Nonvolatile Flip-Flop With Self-Write-Termination Scheme for Frequent-OFF Fast-Wake-Up Nonvolatile Processors.A. Lee, C. Lo, C. Lin, W. Chen, K. Hsu, Z. Wang, F. Su, Z. Yuan, Q. Wei, Y. King и 8 other автор(ы). IEEE J. Solid State Circuits, 52 (8): 2194-2207 (2017)A 65-nm ReRAM-Enabled Nonvolatile Processor With Time-Space Domain Adaption and Self-Write-Termination Achieving > 4× Faster Clock Frequency and > 6× Higher Restore Speed.Z. Wang, Y. Liu, A. Lee, F. Su, C. Lo, Z. Yuan, J. Li, C. Lin, W. Chen, H. Chiu и 7 other автор(ы). IEEE J. Solid State Circuits, 52 (10): 2769-2785 (2017)A Highly Reliable RRAM Physically Unclonable Function Utilizing Post-Process Randomness Source.B. Lin, Y. Pang, B. Gao, J. Tang, D. Wu, T. Chang, W. Lin, X. Sun, S. Yu, M. Chang и 2 other автор(ы). IEEE J. Solid State Circuits, 56 (5): 1641-1650 (2021)A 0.8 V Intelligent Vision Sensor With Tiny Convolutional Neural Network and Programmable Weights Using Mixed-Mode Processing-in-Sensor Technique for Image Classification.T. Hsu, G. Chen, Y. Chen, R. Liu, C. Lo, K. Tang, M. Chang, и C. Hsieh. IEEE J. Solid State Circuits, 58 (11): 3266-3274 (ноября 2023)

BibSonomy

Disambiguation