( en | de | ru )

 

Disambiguation of "Roy, Kaushik"

Author of the publication

copydeleteadd this publication to your clipboard
High performance and low power FIR filter design based on sharing multiplication.

, , , , , and . ISLPED, page 295-300. ACM, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kaushik Bhaganagarapu

Kaushik Biswas

Kaushik Ravichandran

Kaushik Mitra

Kaushik Sengupta

 

Other publications of authors with the same name

Performance analysis and benchmarking of all-spin spiking neural networks (Special session paper)., , and . IJCNN, page 4557-4563. IEEE, (2017)Gabor filter assisted energy efficient fast learning Convolutional Neural Networks., , and . ISLPED, page 1-6. IEEE, (2017)Ultra-low power DLMS adaptive filter for hearing aid applications., and . ISLPED, page 352-357. ACM, (2001)Guest Editorial Advances in Design of Energy-Efficient Circuits and Systems (Second Issue)., , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 1 (3): 205-207 (2011)A novel low-complexity method for parallel multiplierless implementation of digital FIR filters., and . ISCAS (3), page 2020-2023. IEEE, (2005)Statistical Characterization and On-Chip Measurement Methods for Local Random Variability of a Process Using Sense-Amplifier-Based Test Structure., , , , and . ISSCC, page 400-611. IEEE, (2007)Spin based neuron-synapse module for ultra low power programmable computational networks., , , and . IJCNN, page 1-7. IEEE, (2012)A logic-aware layout methodology to enhance the noise immunity of domino circuits., and . ISCAS (5), page 637-640. IEEE, (2003)On Fault Modeling and Fault Tolerance of Antifuse Based FPGAs.. ISCAS, page 1623-1626. IEEE, (1993)VLSI Signal Processing in FPGAs., , and . VLSI Design, page 609. IEEE Computer Society, (1999)