( en | de | ru )

 

Disambiguation of "Koike, Hiroki"

Author of the publication

copydeleteadd this publication to your clipboard
Standby-Power-Free Integrated Circuits Using MTJ-Based VLSI Computing.

, , , , , , , , and . Proc. IEEE, 104 (10): 1844-1863 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hiroki Takahashi

Hiroki Kawamura

Hiroki Sumizawa

Ursula Koike-Good

 

Other publications of authors with the same name

FeRAM device and circuit technologies fully compatible with advanced CMOS., , , , , , , , , and 2 other author(s). CICC, page 171-178. IEEE, (2001)A novel memory test system with an electromagnet for STT-MRAM testing., , , , , , and . NVMTS, page 1-4. IEEE, (2019)Flag Bicolorings, Pseudo-Orientations, and Double Covers of Maps., , , and . Electron. J. Comb., 24 (1): 1 (2017)NV-SRAM: a nonvolatile SRAM with backup ferroelectric capacitors., , , , , , , , , and . IEEE J. Solid State Circuits, 36 (3): 522-527 (2001)An embedded FeRAM macro cell for a smart card microcontroller., , , , , , , , , and 3 other author(s). CICC, page 439-442. IEEE, (1998)An FPGA-Accelerated Fully Nonvolatile Microcontroller Unit for Sensor-Node Applications in 40nm CMOS/MTJ-Hybrid Technology Achieving 47.14μW Operation at 200MHz., , , , , , , , , and 6 other author(s). ISSCC, page 202-204. IEEE, (2019)1Mb 4T-2MTJ nonvolatile STT-RAM for embedded memories using 32b fine-grained power gating technique with 1.0ns/200ps wake-up/power-off times., , , , , , , , and . VLSIC, page 46-47. IEEE, (2012)Isomorphic tetravalent cyclic Haar graphs., and . Ars Math. Contemp., 7 (1): 215-235 (2014)A 128-kb FeRAM macro for contact/contactless smart-card microcontrollers., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 37 (8): 1073-1079 (2002)An Electrically Adjustable 3-Terminal Regulator for Post-Fabrication Level-Trimming with a Reliable 1-Wire Serial I/O., , and . IEICE Trans. Electron., 94-C (6): 945-952 (2011)