From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

7.2 A 28GHz 32-element phased-array transceiver IC with concurrent dual polarized beams and 1.4 degree beam-steering resolution for 5G communication., , , , , , , , , и 10 other автор(ы). ISSCC, стр. 128-129. IEEE, (2017)A wide tuning range (1 GHz-to-15 GHz) fractional-N all-digital PLL in 45nm SOI., , , , и . CICC, стр. 431-434. IEEE, (2008)An Integral Path Self-Calibration Scheme for a Dual-Loop PLL., , , , , , , , , и 1 other автор(ы). IEEE J. Solid State Circuits, 48 (4): 996-1008 (2013)All-Digital Dynamic Self-Detection and Self-Compensation of Static Phase Offsets in Charge-Pump PLLs., , , и . ISSCC, стр. 176-595. IEEE, (2007)A 5.4mW 0.0035mm2 0.48psrms-jitter 0.8-to-5GHz non-PLL/DLL all-digital phase generator/rotator in 45nm SOI CMOS., , , , , , и . ISSCC, стр. 98-99. IEEE, (2009)Ultra-low-power analog design.. ISSCC, стр. 526-527. IEEE, (2017)An integral path self-calibration scheme for a 20.1-26.7GHz dual-loop PLL in 32nm SOI CMOS., , , , , , , , , и 1 other автор(ы). VLSIC, стр. 176-177. IEEE, (2012)Characterization of 14nm CMOS Technology At Cryogenic Temperatures Using Dense Addressable Arrays., , , , , и . VTS, стр. 1-7. IEEE, (2024)A 250-mW 60-GHz CMOS Transceiver SoC Integrated With a Four-Element AiP Providing Broad Angular Link Coverage., , , , , , , , , и 2 other автор(ы). IEEE J. Solid State Circuits, 55 (6): 1516-1529 (2020)A 10-Gb/s Compact Low-Power Serial I/O With DFE-IIR Equalization in 65-nm CMOS., , , , и . IEEE J. Solid State Circuits, 44 (12): 3526-3538 (2009)