Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A High Energy Efficient Reconfigurable Hybrid Neural Network Processor for Deep Learning Applications.

S. Yin, P. Ouyang, S. Tang, F. Tu, X. Li, S. Zheng, T. Lu, J. Gu, L. Liu, and S. Wei. IEEE J. Solid State Circuits, 53 (4): 968-982 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Liu Liu

Kathi Leibold

Barbara Leibold

Other publications of authors with the same name

SDP: Co-Designing Algorithm, Dataflow, and Architecture for In-SRAM Sparse NN Acceleration.F. Tu, Y. Wang, L. Liang, Y. Ding, L. Liu, S. Wei, S. Yin, and Y. Xie. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (1): 109-121 (2023)ReDCIM: Reconfigurable Digital Computing- In -Memory Processor With Unified FP/INT Pipeline for Cloud AI Acceleration.F. Tu, Y. Wang, Z. Wu, L. Liang, Y. Ding, B. Kim, L. Liu, S. Wei, Y. Xie, and S. Yin. IEEE J. Solid State Circuits, 58 (1): 243-255 (2023)A Multiple-Precision Multiply and Accumulation Design with Multiply-Add Merged Strategy for AI Accelerating.S. Zhang, J. Gu, S. Yin, L. Liu, and S. Wei. ASP-DAC, page 229-234. ACM, (2021)Anole: A Highly Efficient Dynamically Reconfigurable Crypto-Processor for Symmetric-Key Algorithms.L. Liu, B. Wang, C. Deng, M. Zhu, S. Yin, and S. Wei. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (12): 3081-3094 (2018)Data-Flow Graph Mapping Optimization for CGRA With Deep Reinforcement Learning.D. Liu, S. Yin, G. Luo, J. Shang, L. Liu, S. Wei, Y. Feng, and S. Zhou. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (12): 2271-2283 (2019)A Novel Composite Method to Accelerate Control Flow on Reconfigurable Architecture (Abstract Only).J. Wang, L. Liu, J. Zhu, S. Yin, and S. Wei. FPGA, page 270. ACM, (2015)An Ultra-High Energy-Efficient Reconfigurable Processor for Deep Neural Networks with Binary/Ternary Weights in 28NM CMOS.S. Yin, P. Ouyang, J. Yang, T. Lu, X. Li, L. Liu, and S. Wei. VLSI Circuits, page 37-38. IEEE, (2018)Near-Optimal MIMO-SCMA Uplink Detection With Low-Complexity Expectation Propagation.P. Wang, L. Liu, S. Zhou, G. Peng, S. Yin, and S. Wei. IEEE Trans. Wirel. Commun., 19 (2): 1025-1037 (2020)Stochastic Analysis of Multiplex Boolean Networks for Understanding Epidemic Propagation.P. Zhu, X. Song, L. Liu, Z. Wang, and J. Han. IEEE Access, (2018)Battery aware tasks allocating algorithm for multi-battery operated system.P. Ouyang, S. Yin, L. Liu, and S. Wei. APCCAS, page 875-878. IEEE, (2010)

BibSonomy

Disambiguation of "Liu, Leibo"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A High Energy Efficient Reconfigurable Hybrid Neural Network Processor for Deep Learning Applications.

Please choose a person to relate this publication to

Liu Liu

Liu Liu

Liu Liu

Kathi Leibold

Barbara Leibold

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Liu, Leibo"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A High Energy Efficient Reconfigurable Hybrid Neural Network Processor for Deep Learning Applications.

Please choose a person to relate this publication to

Liu Liu

Liu Liu

Liu Liu

Kathi Leibold

Barbara Leibold

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A High Energy Efficient Reconfigurable Hybrid Neural Network Processor for Deep Learning Applications.