Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

ReDCIM: Reconfigurable Digital Computing- In -Memory Processor With Unified FP/INT Pipeline for Cloud AI Acceleration.

F. Tu, Y. Wang, Z. Wu, L. Liang, Y. Ding, B. Kim, L. Liu, S. Wei, Y. Xie, and S. Yin. IEEE J. Solid State Circuits, 58 (1): 243-255 (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shouyi Zhang

Renfu Yin

Lu Yin

Zhihong Yin

Other publications of authors with the same name

Jintide: Utilizing Low-Cost Reconfigurable External Monitors to Substantially Enhance Hardware Security of Large-Scale CPU Clusters.J. Zhu, A. Luo, G. Li, B. Zhang, Y. Wang, G. Shan, Y. Li, J. Pan, C. Deng, S. Yin and 2 other author(s). IEEE J. Solid State Circuits, 56 (8): 2585-2601 (2021)Exploiting parallelism of imperfect nested loops with sibling inner loops on coarse-grained reconfigurable architectures.X. Lin, S. Yin, L. Liu, and S. Wei. ASP-DAC, page 456-461. IEEE, (2016)Hybrid Wired/Wireless On-Chip Network Design for Application-Specific SoC.S. Yin, Y. Hu, Z. Zhang, L. Liu, and S. Wei. IEICE Trans. Electron., 95-C (4): 495-505 (2012)The Implementation of Texture-Based Video Up-Scaling on Coarse-Grained Reconfigurable Architecture.R. Shi, S. Yin, L. Liu, Q. Liu, S. Liang, and S. Wei. IEICE Trans. Inf. Syst., 98-D (2): 276-287 (2015)FP-BNN: Binarized neural network on FPGA.S. Liang, S. Yin, L. Liu, W. Luk, and S. Wei. Neurocomputing, (2018)A 1.58 Gbps/W 0.40 Gbps/mm2 ASIC Implementation of MMSE Detection for $1288~64$ -QAM Massive MIMO in 65 nm CMOS.G. Peng, L. Liu, S. Zhou, S. Yin, and S. Wei. IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (5): 1717-1730 (2018)GLMSnet: Single Channel Speech Separation Framework in Noisy and Reverberant Environments.H. Shi, X. Chen, T. Kong, S. Yin, and P. Ouyang. ASRU, page 663-670. IEEE, (2021)Atomic Dataflow based Graph-Level Workload Orchestration for Scalable DNN Accelerators.S. Zheng, X. Zhang, L. Liu, S. Wei, and S. Yin. HPCA, page 475-489. IEEE, (2022)HeteroKV: A Scalable Line-rate Key-Value Store on Heterogeneous CPU-FPGA Platforms.H. Yang, Z. Li, J. Wang, S. Yin, S. Wei, and L. Liu. DATE, page 834-837. IEEE, (2021)Multi-CNN and decision tree based driving behavior evaluation.S. Yin, J. Duan, P. Ouyang, L. Liu, and S. Wei. SAC, page 1424-1429. ACM, (2017)

BibSonomy

Disambiguation of "Yin, Shouyi"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

ReDCIM: Reconfigurable Digital Computing- In -Memory Processor With Unified FP/INT Pipeline for Cloud AI Acceleration.

Please choose a person to relate this publication to

Shouyi Zhang

Shouyi Zhang

Renfu Yin

Lu Yin

Zhihong Yin

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Yin, Shouyi"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML ReDCIM: Reconfigurable Digital Computing- In -Memory Processor With Unified FP/INT Pipeline for Cloud AI Acceleration.

Please choose a person to relate this publication to

Shouyi Zhang

Shouyi Zhang

Renfu Yin

Lu Yin

Zhihong Yin

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

ReDCIM: Reconfigurable Digital Computing- In -Memory Processor With Unified FP/INT Pipeline for Cloud AI Acceleration.