( en | de | ru )

 

Disambiguation of "Rylyakov, Alexander V."

Author of the publication

copydeleteadd this publication to your clipboard
A 25 Gb/s Burst-Mode Receiver for Low Latency Photonic Switch Networks.

, , , , , , , , , , and . IEEE J. Solid State Circuits, 50 (12): 3120-3132 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

V Saile

V Geoffroy

V Wittwer

V Ustinov

V Fendrich

 

Other publications of authors with the same name

Bang-bang digital PLLs at 11 and 20GHz with sub-200fs integrated jitter for high-speed serial communication applications., , , , , , and . ISSCC, page 94-95. IEEE, (2009)40-Gb/s circuits built from a 120-GHz fT SiGe technology., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 37 (9): 1106-1114 (2002)Ultra-Low-Power 10 to 285 Gb/s CMOS-Driven VCSEL-Based Optical Links Invited., , , , and . JOCN, 4 (11): B114-B123 (2012)An Adaptively Pipelined Mixed Synchronous-Asynchronous Digital FIR Filter Chip Operating at 1.3 Gigahertz., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (7): 1043-1056 (2010)High speed circuits for short reach optical communications.. OFC, page 1-34. IEEE, (2015)Monolithically integrated silicon nanophotonics receiver in 90nm CMOS technology node., , , , , , , , , and 4 other author(s). OFC/NFOEC, page 1-3. IEEE, (2013)A 56.1Gb/s NRZ modulated 850nm VCSEL-based optical link., , , , , , , , , and 4 other author(s). OFC/NFOEC, page 1-3. IEEE, (2013)Deeply-scaled CMOS-integrated nanophotonic devices for next generation supercomputers., , , , , and . ACM Great Lakes Symposium on VLSI, page 475-476. ACM, (2011)A Dual-Polarization Silicon-Photonic Coherent Receiver Front-End Supporting 528 Gb/s/Wavelength., , , , , and . IEEE J. Solid State Circuits, 58 (8): 2202-2213 (2023)50-Gb/s SiGe BiCMOS 4: 1 multiplexer and 1: 4 demultiplexer for serial communication systems., , and . IEEE J. Solid State Circuits, 37 (12): 1790-1794 (2002)