( en | de | ru )

 

Disambiguation of "Gurumurthy, Sankar"

Author of the publication

copydeleteadd this publication to your clipboard
On efficient generation of instruction sequences to test for delay defects in a processor.

, , , and . ACM Great Lakes Symposium on VLSI, page 279-284. ACM, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hari Sankar

Subramaniam Sankar

Rajendra Kumar Gurumurthy

Hari Sankar Das

Sib Sankar Mal

 

Other publications of authors with the same name

ACCE: Automatic correction of control-flow errors., , and . ITC, page 1-10. IEEE Computer Society, (2007)Cache-resident self-testing for I/O circuitry., , , and . ITC, page 1-8. IEEE Computer Society, (2009)Comparing the effectiveness of cache-resident tests against cycleaccurate deterministic functional patterns., , , and . ITC, page 1-8. IEEE Computer Society, (2014)Automatic generation of instruction sequences targeting hard-to-detect structural faults in a processor., , and . ITC, page 1-9. IEEE Computer Society, (2006)Automatic Generation of Instructions to Robustly Test Delay Defects in Processors., , , and . ETS, page 173-178. IEEE Computer Society, (2007)On efficient generation of instruction sequences to test for delay defects in a processor., , , and . ACM Great Lakes Symposium on VLSI, page 279-284. ACM, (2008)On Complementing Nondeterministic Büchi Automata., , , and . CHARME, volume 2860 of Lecture Notes in Computer Science, page 96-110. Springer, (2003)Fair Simulation Minimization., , and . CAV, volume 2404 of Lecture Notes in Computer Science, page 610-624. Springer, (2002)Functionally valid gate-level peak power estimation for processors., , , and . ISQED, page 753-758. IEEE Computer Society, (2009)