( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Fast and Efficient Constraint Evaluation of Analog Layout Using Machine Learning Models.

, , , , , , , , , и . ASP-DAC, стр. 158-163. ACM, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ramesh Ummanni

Ramesh Sheth

Ramesh Boggula

Ramesh Sharma

Ramesh Samanta

 

Другие публикации лиц с тем же именем

Design of Low Power Integrated Radios for Emerging Standards, и . Springer, (2020)Constructive Common-Centroid Placement and Routing for Binary-Weighted Capacitor Arrays., , , , , и . DATE, стр. 166-171. IEEE, (2022)A 2.4GHz IEEE 802.15.6 Compliant 1.52nJ/bit TX & 1.32nJ/bit RX Multiband Transceiver for Low Power Standards., и . ICECS, стр. 821-824. IEEE, (2018)A 1GHz signal bandwidth 4-channel-I/Q polyphase-FFT filter bank., и . ESSCIRC, стр. 355-358. IEEE, (2016)A CMOS high efficiency +22 dBm linear power amplifier., и . CICC, стр. 557-560. IEEE, (2004)On the selection of on-chip inductors for the optimal VCO design., , и . CICC, стр. 277-280. IEEE, (2004)A Multi-Mode DC-DC Converter for Direct Battery-to-Silicon High Tension Power Delivery in 65nm CMOS., и . CICC, стр. 1-4. IEEE, (2019)A unified framework for capacitive series-parallel DC-DC converter design., и . CICC, стр. 1-8. IEEE, (2014)High linearity PVT tolerant 100MS/s rail-to-rail ADC driver with built-in sampler in 65nm CMOS., и . CICC, стр. 1-4. IEEE, (2014)The ALIGN Open-Source Analog Layout Generator: v1.0 and Beyond (Invited talk)., , , , , , , , , и 3 other автор(ы). ICCAD, стр. 54:1-54:2. IEEE, (2020)