Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Fast and Efficient Constraint Evaluation of Analog Layout Using Machine Learning Models.

T. Dhar, J. Poojary, Y. Li, K. Kunal, M. Madhusudan, A. Sharma, S. Manasi, J. Hu, R. Harjani, and S. Sapatnekar. ASP-DAC, page 158-163. ACM, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Poojary, Jitesh

add a person with the name Poojary, Jitesh

Other publications of authors with the same name

Constructive Common-Centroid Placement and Routing for Binary-Weighted Capacitor Arrays.N. Karmokar, A. Sharma, J. Poojary, M. Madhusudan, R. Harjani, and S. Sapatnekar. DATE, page 166-171. IEEE, (2022)The ALIGN Open-Source Analog Layout Generator: v1.0 and Beyond (Invited talk).T. Dhar, K. Kunal, Y. Li, Y. Lin, M. Madhusudan, J. Poojary, A. Sharma, S. Burns, R. Harjani, J. Hu and 3 other author(s). ICCAD, page 54:1-54:2. IEEE, (2020)Fast and Efficient Constraint Evaluation of Analog Layout Using Machine Learning Models.T. Dhar, J. Poojary, Y. Li, K. Kunal, M. Madhusudan, A. Sharma, S. Manasi, J. Hu, R. Harjani, and S. Sapatnekar. ASP-DAC, page 158-163. ACM, (2021)Analog/Mixed-Signal Layout Optimization using Optimal Well Taps.R. S, M. Madhusudan, A. Sharma, J. Poojary, S. Yaldiz, R. Harjani, S. Burns, and S. Sapatnekar. ISPD, page 159-166. ACM, (2022)Constructive Placement and Routing for Common-Centroid Capacitor Arrays in Binary-Weighted and Split DACs.N. Karmokar, A. Sharma, J. Poojary, M. Madhusudan, R. Harjani, and S. Sapatnekar. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (9): 2782-2795 (September 2023)GNN-Based Hierarchical Annotation for Analog Circuits.K. Kunal, T. Dhar, M. Madhusudan, J. Poojary, A. Sharma, W. Xu, S. Burns, J. Hu, R. Harjani, and S. Sapatnekar. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (9): 2801-2814 (September 2023)Aging of Current DACs and its Impact in Equalizer Circuits.T. Dhar, J. Poojary, R. Harjani, and S. Sapatnekar. IRPS, page 1-6. IEEE, (2021)Machine Learning Techniques in Analog Layout Automation.T. Dhar, K. Kunal, Y. Li, Y. Lin, M. Madhusudan, J. Poojary, A. Sharma, S. Burns, R. Harjani, J. Hu and 3 other author(s). ISPD, page 71-72. ACM, (2021)ALIGN: A System for Automating Analog Layout.T. Dhar, K. Kunal, Y. Li, M. Madhusudan, J. Poojary, A. Sharma, W. Xu, S. Burns, R. Harjani, J. Hu and 4 other author(s). CoRR, (2020)ALIGN: A System for Automating Analog Layout.T. Dhar, K. Kunal, Y. Li, M. Madhusudan, J. Poojary, A. Sharma, W. Xu, S. Burns, R. Harjani, J. Hu and 4 other author(s). IEEE Des. Test, 38 (2): 8-18 (2021)

BibSonomy

Disambiguation of "Poojary, Jitesh"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Fast and Efficient Constraint Evaluation of Analog Layout Using Machine Learning Models.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Poojary, Jitesh"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Fast and Efficient Constraint Evaluation of Analog Layout Using Machine Learning Models.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Fast and Efficient Constraint Evaluation of Analog Layout Using Machine Learning Models.